Notice: This is not a final specification. Some parametric limits are subject to change.

M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

DESCRIPTION

The M5M29KB/T641ATP are 3.3V-only high speed 67,108,864-bit CMOS boot block FLASH Memories with alternating BGO(Back Ground Operation) feature. The BGO feature of the device allows Program or Erase operations to be performed in one bank while the device simultaneously allows Read operations to be performed on the other bank.

This BGO feature is suitable for mobile and personal computing, and communication products.

The M5M29KB/T641ATP are fabricated by CMOS technology for the peripheral circuit and DINOR IV(Divided bit-line NOR IV) architecture for the memory cell, and are available in 52pin TSOP(II) for lead free use.

M5M29KB/T641ATP provides for Software Lock Release function. Usually, all memory blocks are locked and can not be programmed or erased, when WP# is low. Using Software Lock Release function, program or erase operation can be executed.

FEATURES

Supply voltage

Access time Random 70ns (Max.)


Page 25ns(Max.) VCC= 3.0 ~ 3.6V Ambient temperature Ta=-40 ~ 85 °C

Package 52pin TSOP(Type-II), Lead pitch 0.4mm

Outer-lead finishing: Sn-Cu

APPLICATION


Digital Cellar Phone, Telecommunication, PDA, Car Navigation System, Video Game Machine



M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

64M Flash Memory Block Diagram



Capacitance

Symbol		Parameter	Conditions		Limits		Unit
Cymbol	'	r drameter	Conditions	Min.	Тур.	Max.	Oilit
CIN	Input	A21-A0, OE#, WE#, CE#, WP#,				12	pF
City	capacitance	RP#,BYTE#	Ta=25°C, f=1MHz,			12	Рι
COUT	Output	DQ15-DQ0	Vin=Vout=0V			12	pF
10001	Capacitance	DQ15-DQ0				12	ρг

Notice: This is not a final specification. Some parametric limits are subject to change.

M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Flash Memory Part

Description

The 64M-bit DINOR IV(Divided bit line NOR IV) Flash Memory is 3.3V-only high speed 67,108,864-bit CMOS boot block Flash Memory. Alternating BGO(Back Ground Operation) feature of the device allows Program or Erase operations to be performed in one bank while the device simultaneously allows Read operations to be performed on the other bank. This BGO feature is suitable for communication products and cellular phone. The Flash Memory is fabricated by CMOS technology for the peripheral circuits and DINOR IV architecture for the memory cells.

Features

-Organization 4,194,304-word x 16-bit

8,388,608-byte x 8-bit

- Supply Voltage VCC = 3.0 ~ 3.6V

- Access time

Random Access 70ns(Max.) Random Page Read 25ns(Max.)

Read 108mW (Max. at 5MHz)

(After Automatic Power Down) 0.33μW(typ.)
- Program/Erase 126mW(Max.)
Standby 0. 33μW(typ.)
Deep Power Down mode 0. 33μW(typ.)

- Auto Program for Bank(I) - Bank(IV)

Program Time

Word Program 30µs/word(typ.)

Byte Program 30µs/byte(typ.)

Page Program 4ms(typ.)

Program Unit

Word/Byte Program 1word/ 1byte

Page Program 128 words/ 256 bytes

- Auto Erase

Erase time Main Block 150ms/block (typ.)

Erase unit

Bank(I)

Bank(II)

Bank(III)

Parameter Block 4K-word x6 / 8K-byte x6

Main Block 32K-word x7 / 64K-byte x7

Main Block 32K-word x8 / 64K-byte x8

Main Block 32K-word x24 / 64K-byte x56

4K-word x2/8K-byte x2

Bank(IV) Main Block 32K-word x24 / 64K-byte x56

- Program/Erase cycles 100Kcycles

Boot Block

- Boot Block

Bottom Boot M***B6******

Top Boot M***T6*****

- The Other Functions

Software Command Control

Software Lock Release(while WP# is low)

Erase Suspend/Resume
Program Suspend/Resume
Status Register Read

Alternating Back Ground Program/Erase Operation Between Bank(I), Bank(II), Bank(III) and Bank(IV)


Random Page Read



M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Block Diagram (64Mbit Flash Memory)



Notice: This is not a final specification. Some parametric limits are subject to change.

M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Function of Flash Memory

The 64M-bit DINOR IV Flash Memory includes on-chip program/erase control circuitry. The Write State Machine (WSM) controls block erase and word/page program operations. Operational modes are selected by the commands written to the Command User Interface (CUI). The Status Register indicates the status of the WSM and when the WSM successfully completes the desired program or block erase operation.

A Deep Power Down mode is enabled when the RP# pin is at GND, minimizing power consumption.

Read

The 64M-bit DINOR IV Flash Memory has four read modes, which accesses to the memory array, the Page read, the Device Identifier and the Status Register. The appropriate read commands are required to be written to the CUI. Upon initial device power up or after exit from deep power down, the 64M-bit DINOR IV Flash Memory automatically resets to read array mode. In the read array mode and in the conditions are low level input to OE#, high level input to WE# and RP#, low level input to CE# and address signals to the address inputs (A21 - A0: Word mode / A21-A-1: Byte mode) the data of the addressed location to the data input/output (DQ15-DQ0: Word mode / DQ7- DQ0: Byte mode) is output.

Write

Writes to the CUI enables reading of memory array data, device identifiers and reading and clearing of the Status Register. They also enable block erase and program. The CUI is written by bringing WE# to low level and OE# is at high level, while CE# is at low level. Address and data are latched on the earlier rising edge of WE# and CE#. Standard micro processor write timings are used.

Alternating Background Operation (BGO)

The 64M-bit DINOR IV Flash Memory allows to read array from one bank while the other bank operates in software command write cycling or the erasing / programming operation in the background. Array Read operation with the other bank in BGO is performed by changing the bank address without any additional command. When the bank address points the bank in software command write cycling or the erasing / programming operation, the data is read out from the status register. The access time with BGO is the same as the normal read operation. BGO must be between Bank(I), Bank(III) and Bank(IV).

Output Disable

When OE# is at VIH, output from the devices is disabled. Data input/output are in a high-impedance (High-Z) state.

Standby

When CE# is at VIH, the device is in the standby mode and its power consumption is reduced. Data input/output are in a high-impedance (High-Z) state. If the memory is deselected during block erase or program, the internal control circuits remain active and the device consumes normal active power until the operation completes.

Deep Power Down

When RP# is at VIL, the device is in the deep power down mode and its power consumption is substantially low. During read modes, the memory is deselected and the data input/output are in a high-impedance (High-Z) state. After return from power down, the CUI is reset to Read Array, and the Status Register is cleared to value 80H.

During block erase or program modes, RP# low will abort either operation. Memory array data of the block being altered become invalid.

Automatic Power Down (Auto-PD)

The Automatic Power Down minimizes the power consumption during read mode. The device automatically turns to this mode when any addresses or CE# isn't changed more than 200ns after the last alternation. The power consumption becomes the same as the stand-by mode. During this mode, the output data is latched and can be read out. New data is read out correctly when addresses are changed.

BBR(Back Bank array Read)

In the 64M-bit DINOR IV Flash Memory , when one memory address is read according to a Read Mode in the case of the same as an access when a Read Mode command is input, an another Bank memory data can be read out (Random) by changing an another Bank address.



Notice: This is not a final specification. Some parametric limits are subject to change.

M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Software Command Definitions

The device operations are selected by writing specific software command into the Command User Interface.

Read Array Command (FFH)

The device is in Read Array mode on initial device power up and after exit from deep power down, or by writing FFH to the Command User Interface. After starting the internal operation the device is set to the read status register mode automatically.

Read Device Identifier Command (90H)

We can normally read device identifier codes when Read Device Identifier Code Command (90H) is written to the command latch. Following the command write, the manufacturer code and the device code can be read from A0 address 0H and 1H in a bank address, respectively.

Read Status Register Command (70H)

The Status Register is read after writing the Read Status Register command of 70H to the Command User Interface. Also, after starting the internal operation the device is set to the Read Status Register mode automatically.

The contents of Status Register are latched on the later falling edge of OE# or CE#. When status read is required, OE# or CE# must be toggled every status read.

Page Read Command (F3H)

The Page Read command (F3H) timing can be used by writing the first command to CUI and CE# falls VIL or changing the address(A21-A2) is necessary to start activating page read mode. This command is fast random 4 words read. During the read it is necessary to fix CE# low and change addresses that are defined by A0 and A1(0h - 3h) at random continuously. The mode is kept until RP# is set to L or this chip is powered down.

The first read of Page Read timing is the same as normal read (ta(CE)). CE# should be fallen "L". The read timing after the first is the same as ta(PAD).

In the page read mode the upper address(A21-A2) or CE# are supposed not to be clocked during read operation. Otherwise the access time is as same as normal read.

Clear Status Register Command (50H)

The Erase Status, Program Status and Block Status bits are set to "1"s by the Write State Machine and can only be reset by the Clear Status Register command of 50H. These bits indicate various failure conditions.

Block Erase / Confirm Command (20H/D0H)

Automated block erase is initiated by writing the Block Erase command of 20H followed by the Confirm command of D0H. An address within the block to be erased is required. The WSM executes iterative erase pulse application and erase verify operation.

Program Commands

A) Word / Byte Program (40H)

Word / Byte program is executed by a two-command sequence. The Word/Byte program Setup command of 40H is written to the Command Interface, followed by a second write specifying the address and data to be written. The WSM controls the program pulse application and verify operation.

B) Page Program for Data Blocks (41H)

Page Program allows fast programming of 128 words/256 bytes of data. Writing of 41H initiates the page program operation for the Data area. From 2nd cycle to 129th cycle(Word mode)/257th cycle(Byte mode), write data must be serially inputted. Address A6-A0(Word mode)/A6-A-1(Byte mode) have to be incremented from 00H to 7FH. After completion of data loading, the WSM controls the program pulse application and verify operation.

C) Single Data Load to Page Buffer (74H)

/ Page Buffer to Flash (0EH/D0H)

Single data load to the page buffer is performed by writing 74H followed by a second write specifying the column address and data. Distinct data up to 128word can be loaded to the page buffer by this two-command sequence. On the other hand, all of the loaded data to the page buffer is programmed simultaneously by writing Page Buffer to Flash command of 0EH followed by the confirm command of D0H. After completion of programming the data on the page buffer is cleared automatically.



Notice: This is not a final specification. Some parametric limits are subject to change.

M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Flash to Page Buffer Command (F1H/D0H)

Array data load to the page buffer is performed by writing the Flash to Page Buffer command of F1H followed by the Confirm command of D0H. An address within the page to be loaded is required. Then the array data can be copied into the other pages within the same bank by using the Page Buffer to Flash command.

Clear Page Buffer Command (55H/D0H)

Loaded data to the page buffer is cleared by writing the Clear Page Buffer command of 55H followed by the Confirm command of D0H. This command is valid for clearing data loaded by Single Data Load to Page Buffer command.

Data Protection

The 64M-bit DINOR IV Flash Memory has a master Write Protect pin (WP#). When WP# is at VIH, all blocks can be programmed or erased. When WP# is low, all blocks are in locked mode which prevents any modifications to memory blocks. Software Lock Release function is only command which allows to program or erase.

Suspend/Resume Command (B0H/D0H)

Writing the Suspend command of B0H during block erase operation interrupts the block erase operation and allows read out from another block of memory. Writing the Suspend command of B0H during program operation interrupts the program operation and allows read out from another block of memory. The Bank address is required when writing the Suspend/Resume Command. The device continues to output Status Register data when read, after the Suspend command is written to it. Polling the WSM Status and Suspend Status bits will determine when the erase operation or program operation has been suspended. At this point, writing of the Read Array command to the CUI enables reading data from blocks other than that which is suspended. When the Resume command of D0H is written to the CUI, the WSM will continue with the erase or program processes.

Erase All Unlocked Blocks Command (A7H/D0H)

The command sequence enable us to erase all blocks. The command can be used by writing Setup command A7H(1st cycle) and confirm command D0H(2nd cycle). The sequence is not valid in case of WP#=VIL.

Power Supply Voltage

When the power supply voltage is less than VLKO, Low VCC Lock-Out voltage, the device is set to the Read-only mode.

A delay time of 60µs is required before any device operation is initiated. The delay time is measured from the time Flash VCC reaches Flash VCCmin (3.0V).

During power up, RP# = GND is recommended. Falling in Busy status is not recommended for possibility of damaging the device.

Memory Organization

The 64M-bit DINOR IV Flash Memory is constructed by 2 boot blocks of 4K words/ 8K bytes, 6 parameter blocks of 4K words/ 8K bytes and 7 main blocks of 32K words/ 64K bytes in Bank(I), by 8 main blocks of 32K words/ 64K bytes in Bank(II) and by 56 main blocks of 32K words/ 64K bytes in Bank(III) and Bank(IV).



Some parametric limits are subject to change.

M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Block Organization

64M-bit DINOR(IV) Flash Memory Map (Bottom Boot)

x8 (Byte	x16 (Word			x8 (Byte	x16 (Word				x8 (Byte	x16 (Word			x8 (Byte	x16 (Word	ı	
Mode) 1A0000H-	Mode) D0000H-		ı	Mode) 3C0000H-	Mode) 1E0000H-		1	ı	Mode) 5E0000H-	Mode) 2F0000H-		1	Mode) 7F0000H-	Mode) 3F8000H-		\neg
1AFFFFH	D7FFFH	32Kword 33		3CFFFFH	1E7FFFH	32Kword 67			5EFFFFH	2F7FFFH	32Kword 101		7FFFFFH		32Kword 134	
190000H-	C8000H-	22Kword 22		3B0000H-	1D8000H-	22Kward 66	1		5D0000H-	2E8000H-	22Kward 100		7E0000H-	3F0000H-	22Kward 122	
19FFFFH 180000H-	CFFFFH C0000H-	32Kword 32		3BFFFFH 3A0000H-	1DFFFFH 1D0000H-	32Kword 66			5DFFFFH 5C0000H-	2EFFFFH 2E0000H-	32Kword 100		7EFFFFH 7D0000H-		32Kword 133	
18FFFFH	C7FFFH	32Kword 31		3AFFFFH	1D7FFFH	32Kword 65			5CFFFFH	2E7FFFH	32Kword 99		7DFFFFH		32Kword 132	
170000H-	B8000H-	22Kword 20		390000H-	1C8000H-	32Kword 64	1		5B0000H-	2D8000H-	22Kword 08		7C0000H-		22Kword 121	
17FFFFH 160000H-	BFFFFH B0000H-	32Kword 30	_	39FFFFH 380000H-	1CFFFFH 1C0000H-	32KW010 64	1		5BFFFFH 5A0000H-	2DFFFFH 2D0000H-	32Kword 98		7CFFFFH 7B0000H-	3E7FFFH- 3D8000H-	32Kword 131	
16FFFFH	B7FFFH	32Kword 29	BANK(III)	38FFFFH	1C7FFFH	32Kword 63			5AFFFFH	2D7FFFH	32Kword 97		7BFFFFH		32Kword 130	
150000H-	A8000H-	22Kword 29	∣⋛	370000H-	1B8000H-	32Kword 62			590000H-	2C8000H-	22Kword 06		7A0000H-	3D0000H-	32Kword 129	
15FFFFH 140000H-	AFFFFH A0000H-	32Kword 28		37FFFFH 360000H-	1BFFFFH 1B0000H-	32KW010 62	1		59FFFFH 580000H-	2CFFFFH 2C0000H-	32Kword 96		7AFFFFH 790000H-	3D7FFFH- 3C8000H-	SZKWOIU 129	
14FFFFH	A7FFFH	32Kword 27		36FFFFH	1B7FFFH	32Kword 61			58FFFFH	2C7FFFH	32Kword 95		79FFFFH	3CFFFFH	32Kword 128	
130000H-	98000H-	32Kword 26		350000H-	1A8000H-	32Kword 60			570000H-	2B8000H-	32Kword 94		780000H-	3C0000H-	32Kword 127	
13FFFFH 120000H-	9FFFFH 90000H-	32KW0IU 20		35FFFFH 340000H-	1AFFFFH 1A0000H-	32KW010 00	1		57FFFFH 560000H-	2BFFFFH 2B0000H-	32KW0IU 94		78FFFFH 770000H-	3C7FFFH- 3B8000H-	32KWOIU 121	
12FFFFH	97FFFH	32Kword 25		34FFFFH	1A7FFFH	32Kword 59			56FFFFH	2B7FFFH	32Kword 93		77FFFFH	3BFFFFH	32Kword 126	
110000H- 11FFFFH	88000H- 8FFFFH	32Kword 24		330000H- 33FFFFH	198000H- 19FFFFH	32Kword 58			550000H- 55FFFFH	2A8000H- 2AFFFFH	32Kword 92		760000H- 76FFFFH	3B0000H- 3B7FFFH-	32Kword 125	
100000H-	80000H-	OZKWOIG Z I		320000H-	190000H-	OZIVII OI G G G			540000H-	2A0000H-	OZITWOIG 02		750000H-	3A8000H-	DZTWOTO 120	
10FFFFH	87FFFH	32Kword 23		32FFFFH	197FFFH	32Kword 57			54FFFFH	2A7FFFH	32Kword 91		75FFFFH	3AFFFFH	32Kword 124	
F0000H- FFFFFH	78000H- 7FFFFH	32Kword 22		310000H- 31FFFFH	188000H- 18FFFFH	32Kword 56			530000H- 53FFFFH	298000H- 29FFFFH	32Kword 90		740000H- 74FFFFH	3A0000H- 3A7FFFH-	32Kword 123	
E0000H-	70000H-	OZKWOIG ZZ		300000H-	180000H-		1		520000H-	290000H-			730000H-	398000H-	ozitwora rzo	
EFFFFH	77FFFH	32Kword 21		30FFFFH	187FFFH	32Kword 55			52FFFFH	297FFFH	32Kword 89		73FFFFH	39FFFFH	32Kword 122	
D0000H- DFFFFH	68000H- 6FFFFH	32Kword 20		2F0000H- 2FFFFFH	178000H- 17FFFFH	32Kword 54			510000H- 51FFFFH	288000H- 28FFFFH	32Kword 88		720000H- 72FFFFH	390000H- 397FFFH-	32Kword 121	
C0000H-	60000H-	OZKWOIG ZO	\m	2E0000H-	170000H-	OZIVII OTGOT	1	ш	500000H-	280000H-	OZITWOIG GO	Į,	710000H-	388000H-	DZITWOTO 121	ا س
CFFFFH	67FFFH	32Kword 19	BANK(II)	2EFFFFH		32Kword 53		BANK(III)	50FFFFH	287FFFH	32Kword 87	ΙŽ	71FFFFH	38FFFFH	32Kword 120	BANK(IV)
B0000H- BFFFFH	58000H- 5FFFFH	32Kword 18	둣	2D0000H- 2DFFFFH	168000H- 16FFFFH	32Kword 52		ĺ⋚	4F0000H- 4FFFFFH	278000H- 27FFFFH	32Kword 86	🗲	700000H- 70FFFFH	380000H- 387FFFH-	32Kword 119	
A0000H-	50000H-	02.1.0.0.0		2C0000H-	160000H-	02.1110.00	1		4E0000H-	270000H-	0211110111100	ANK(IV)	6F0000H-	378000H-	02:11:0:0:1:0	12
AFFFFH	57FFFH	32Kword 17		2CFFFFH	167FFFH	32Kword 51			4EFFFFH	277FFFH	32Kword 85		6FFFFFH		32Kword 118	
90000H- 9FFFFH	48000H- 4FFFFH	32Kword 16		2B0000H- 2BFFFFH	158000H- 15FFFFH	32Kword 50			4D0000H- 4DFFFFH	268000H- 26FFFFH	32Kword 84		6E0000H- 6EFFFFH	370000H- 377FFFH-	32Kword 117	
80000H-	40000H-			2A0000H-	150000H-				4C0000H-	260000H-			6D0000H-			
8FFFFH	47FFFH	32Kword 15	-	2AFFFFH	157FFFH	32Kword 49			4CFFFFH	267FFFH	32Kword 83		6DFFFFH		32Kword 116	
70000H- 7FFFFH	38000H- 3FFFFH	32Kword 14		290000H- 29FFFFH	148000H- 14FFFFH	32Kword 48			4B0000H- 4BFFFFH	258000H- 25FFFFH	32Kword 82		6C0000H- 6CFFFFH		32Kword 115	
60000H-	30000H-	2014		280000H-	140000H-	2014	1		4A0000H-	250000H-	2014		6B0000H-	358000H-	0016	
6FFFFH 50000H-	37FFFH 28000H-	32Kword 13		28FFFFH 270000H-	147FFFH 138000H-	32Kword 47			4AFFFFH 490000H-	257FFFH 248000H-	32Kword 81		6BFFFFH 6A0000H-	35FFFFH 350000H-	32Kword 114	
5FFFFH	2FFFFH	32Kword 12		27FFFFH	13FFFFH	32Kword 46			49FFFFH	24FFFFH	32Kword 80		6AFFFFH		32Kword 113	
40000H-	20000H-	221/		260000H-	130000H-	221/	1		480000H-	240000H-	221/		690000H-	348000H-	221/11/24 442	
4FFFFH 30000H-	27FFFH 18000H-	32Kword 11		26FFFFH 250000H-	137FFFH 128000H-	32Kword 45			48FFFFH 470000H-	247FFFH 238000H-	32Kword 79	-	69FFFFH 680000H-	34FFFFH 340000H-	32Kword 112	
3FFFFH	1FFFFH	32Kword 10		25FFFFH	12FFFFH	32Kword 44			47FFFFH	23FFFFH	32Kword 78		68FFFFH	347FFFH-	32Kword 111	
20000H-	10000H-	32Kword 9	₩	240000H-	120000H-	32Kword 43			460000H-	230000H-	32Kword 77		670000H-	338000H-	32Kword 110	
2FFFFH 10000H-	17FFFH 08000H-	32KWOIU 9	ź	24FFFFH 230000H-	127FFFH 118000H-	32KW0IU 43	l		46FFFFH 450000H-	237FFFH 228000H-	32KWOIU //		67FFFH 660000H-	33FFFFH 330000H-	32KW0IU 110	
1FFFFH	0FFFFH	32Kword 8	BANK(I)	23FFFFH	11FFFFH	32Kword 42			45FFFFH	22FFFFH	32Kword 76		66FFFFH	337FFFH-	32Kword 109	
0E000H- 0FFFFH	07000H- 07FFFH	4Kword 7		220000H- 22FFFFH	110000H- 117FFFH	32Kword 41			440000H- 44FFFFH	220000H- 227FFFH	32Kword 75		650000H- 65FFFFH	328000H- 32FFFFH	32Kword 108	
0C000H-	06000H-	41tWOIG 7		210000H-	108000H-	52KWOIG 41	1		430000H-	218000H-	SZIKWOIG 75		640000H-	320000H-	SZITWOTU TOO	
0DFFFH	06FFFH	4Kword 6		21FFFFH	10FFFFH	32Kword 40			43FFFFH	21FFFFH	32Kword 74		64FFFFH	327FFFH-	32Kword 107	
0A000H- 0BFFFH	05000H- 05FFFH	4Kword 5		200000H- 20FFFFH	100000H- 107FFFH	32Kword 39			420000H- 42FFFFH	210000H- 217FFFH	32Kword 73	BANK(630000H- 63FFFFH	318000H- 31FFFFH	32Kword 106	
08000H-	04000H-	intword 0		1F0000H-	F8000H-	OZIVII OI G G G			410000H-	208000H-	OZITWOIG 70	Ιź	620000H-	310000H-	DZTWOTO TOO	
09FFFH	04FFFH	4Kword 4		1FFFFFH		32Kword 38			41FFFFH	20FFFFH	32Kword 72		62FFFFH		32Kword 105	
06000H- 07FFFH	03000H- 03FFFH	4Kword 3		1E0000H- 1EFFFFH		32Kword 37			400000H- 40FFFFH	200000H- 207FFFH	32Kword 71	∣≣	610000H- 61FFFFH		32Kword 104	
04000H-	02000H-			1D0000H-	E8000H-				3F0000H-	1F8000H-			600000H-	300000H-		
05FFFH	02FFFH	4Kword 2		1DFFFFH		32Kword 36			3FFFFFH		32Kword 70		60FFFFH	307FFFH-	32Kword 103	
02000H- 03FFFH	01000H- 01FFFH	4Kword 1		1C0000H- 1CFFFFH		32Kword 35			3E0000H- 3EFFFFH	1F0000H- 1F7FFFH	32Kword 69		5F0000H- 5FFFFFH	2F8000H- 2FFFFFH	32Kword 102	
00000H-	00000H-			1B0000H-	D8000H-				3D0000H-	1E8000H-						1
01FFFH	00FFFH	4Kword 0		1BFFFFH	DFFFFH	32Kword 34		l	3DFFFFH	1EFFFFH	32Kword 68		***	404.4-		
A21-A-1 (Byte	A21-A0 (Word			A21-A-1 (Byte	A21-A0 (Word				A21-A-1 (Byte	A21-A0 (Word			A21-A-1 (Byte	A21-A0 (Word		
Mode)	Mode)			Mode)	Mode)				Mode)	Mode)			Mode)	Mode)		

Preliminary Notice: This is not a final specification.

Some parametric limits are subject to change.

M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Block Organization

64M-bit DINOR(IV) Flash Memory Map (Top Boot)

x8 (Byte	x16 (Word			x8 (Byte	x16 (Word				x8 (Byte	x16 (Word				x8 (Byte	x16 (Word		
Mode)	Mode)			Mode)	Mode)				Mode)	Mode)				Mode)	Mode)		
210000H- 21FFFFH	108000H- 10FFFFH	32Kword 33		430000H- 43FFFFH	218000H- 21FFFFH	32Kword 67			650000H- 65FFFFH	328000H- 32FFFFH	32Kword 101			7FE000H- 7FFFFFH	3FF000H- 3FFFFFH	4Kword 134	
200000H-	100000H-	02.11.10.10.00		420000H-	210000H-				640000H-	320000H-				7FC000H-			
20FFFFH	107FFFH	32Kword 32		42FFFFH	217FFFH	32Kword 66			64FFFFH	327FFFH	32Kword 100			7FDFFFH	3FEFFFH	4Kword 133	
1F0000H- 1FFFFFH	F8000H- FFFFFH	32Kword 31		410000H- 41FFFFH	208000H- 20FFFFH	32Kword 65			630000H- 63FFFFH	318000H- 31FFFFH	32Kword 99			7FA000H- 7FBFFFH	3FD000H- 3FDFFFH	4Kword 132	
1E0000H-	F0000H-	021111010101		400000H-	200000H-	02111101010			620000H-	310000H-	0211110111101			7F8000H-	3FC000H-		
1EFFFFH	F7FFFH	32Kword 30		40FFFFH	207FFFH	32Kword 64		_	62FFFFH	317FFFH	32Kword 98	.		7F9FFFH	3FCFFFH	4Kword 131	
1D0000H- 1DFFFFH	E8000H- EFFFFH	32Kword 29		3F0000H- 3FFFFFH	1F8000H- 1FFFFFH	32Kword 63		BANK(III)	610000H- 61FFFFH	308000H- 30FFFFH	32Kword 97			7F6000H- 7F7FFFH	3FB000H- 3FBFFFH	4Kword 130	
1C0000H-	E0000H-			3E0000H-	1F0000H-			Į	600000H-	300000H-				7F4000H-	3FA000H-		
1CFFFFH	E7FFFH	32Kword 28		3EFFFFH		32Kword 62		≘	60FFFFH	307FFFH	32Kword 96			7F5FFFH	3FAFFFH	4Kword 129	
1B0000H- 1BFFFFH	D8000H- DFFFFH	32Kword 27		3D0000H- 3DFFFFH	1E8000H- 1EFFFFH	32Kword 61		_	5F0000H- 5FFFFFH	2F8000H- 2FFFFFH	32Kword 95			7F2000H- 7F3FFFH	3F9000H- 3F9FFFH	4Kword 128	
1A0000H-	D0000H-			3C0000H-					5E0000H-	2F0000H-				7F0000H-	3F8000H-		ω
1AFFFFH	D7FFFH	32Kword 26		3CFFFFH		32Kword 60			5EFFFFH	2F7FFFH	32Kword 94	.		7F1FFFH	3F8FFFH	4Kword 127	∣≥
190000H- 19FFFFH	C8000H- CFFFFH	32Kword 25		3B0000H- 3BFFFFH	1D8000H- 1DFFFFH	32Kword 59			5D0000H- 5DFFFFH	2E8000H- 2EFFFFH	32Kword 93			7E0000H- 7EFFFFH	3F0000H- 3F7FFFH-	32Kword 126	BANK(I)
180000H-	C0000H-			3A0000H-	1D0000H-				5C0000H-	2E0000H-				7D0000H-	3E8000H-		(3
18FFFFH	C7FFFH	32Kword 24				32Kword 58			5CFFFFH	2E7FFFH	32Kword 92			7DFFFFH	3EFFFFH	32Kword 125	
170000H- 17FFFFH	B8000H- BFFFFH	32Kword 23		390000H- 39FFFFH	1C8000H- 1CFFFFH	32Kword 57			5B0000H- 5BFFFFH	2D8000H- 2DFFFFH	32Kword 91			7C0000H- 7CFFFFH	3E0000H- 3E7FFFH-	32Kword 124	
160000H-	B0000H-			380000H-	1C0000H-				5A0000H-	2D0000H-				7B0000H-	3D8000H-		
16FFFFH	B7FFFH	32Kword 22		38FFFFH	1C7FFFH 1B8000H-	32Kword 56	_		5AFFFFH	2D7FFFH	32Kword 90			7BFFFFH	3DFFFFH	32Kword 123	
150000H- 15FFFFH	A8000H- AFFFFH	32Kword 21		370000H- 37FFFFH	1BFFFFH	32Kword 55			590000H- 59FFFFH	2C8000H- 2CFFFFH	32Kword 89			7A0000H- 7AFFFFH	3D0000H- 3D7FFFH-	32Kword 122	
140000H-	A0000H-	2016		360000H-	1B0000H-	2016 154			580000H-	2C0000H-	2014 100			790000H-	3C8000H-	2014	
14FFFFH	A7FFFH 98000H-	32Kword 20	I	36FFFFH	1B7FFFH 1A8000H-	32Kword 54			58FFFFH	2C7FFFH 2B8000H-	32Kword 88			79FFFFH 780000H-	3CFFFFH 3C0000H-	32Kword 121	
130000H- 13FFFFH	9FFFFH	32Kword 19	BANK(IV)	350000H- 35FFFFH	1AFFFFH	32Kword 53			570000H- 57FFFFH	2BFFFFH	32Kword 87		ΒA	78FFFFH	3C7FFFH-	32Kword 120	
120000H- 12FFFFH	90000H- 97FFFH	32Kword 18		340000H- 34FFFFH	1A0000H- 1A7FFFH	32Kword 52			560000H- 56FFFFH	2B0000H- 2B7FFFH	32Kword 86		ANK(III)	770000H- 77FFFFH	3B8000H- 3BFFFFH	32Kword 119	
110000H-	88000H-	0016 147	[]	330000H-	198000H-	2014 154			550000H-	2A8000H-	2014 1.05		$\widehat{\equiv}$	760000H-	3B0000H-	2014	
11FFFFH 100000H-	8FFFFH 80000H-	32Kword 17		33FFFFH 320000H-	19FFFFH 190000H-	32Kword 51			55FFFFH 540000H-	2AFFFFH 2A0000H-	32Kword 85		_	76FFFFH 750000H-	3B7FFFH- 3A8000H-	32Kword 118	
10FFFFH	87FFFH	32Kword 16		32FFFFH	197FFFH	32Kword 50			54FFFFH	2A7FFFH	32Kword 84			75FFFFH	3AFFFFH	32Kword 117	
F0000H- FFFFFH	78000H- 7FFFFH	32Kword 15		310000H- 31FFFFH	188000H- 18FFFFH	32Kword 49			530000H- 53FFFFH	298000H- 29FFFFH	32Kword 83			740000H- 74FFFFH	3A0000H- 3A7FFFH-	32Kword 116	₽
E0000H-	70000H-	02.11.10.10.10		300000H-	180000H-	02111101010			520000H-	290000H-	02.1.10.000			730000H-	398000H-	02/11/01/01/01	BANK(II)
EFFFFH	77FFFH	32Kword 14		30FFFFH	187FFFH	32Kword 48			52FFFFH	297FFFH	32Kword 82			73FFFFH	39FFFFH	32Kword 115	
D0000H- DFFFFH	68000H- 6FFFFH	32Kword 13		2F0000H- 2FFFFFH	178000H- 17FFFFH	32Kword 47			510000H- 51FFFFH	288000H- 28FFFFH	32Kword 81			720000H- 72FFFFH	390000H- 397FFFH-	32Kword 114	
C0000H-	60000H-			2E0000H-	170000H-				500000H-	280000H-				710000H-	388000H-		
CFFFFH	67FFFH	32Kword 12		2EFFFFH		32Kword 46			50FFFFH	287FFFH	32Kword 80	.		71FFFFH	38FFFFH	32Kword 113	
B0000H- BFFFFH	58000H- 5FFFFH	32Kword 11		2D0000H- 2DFFFFH		32Kword 45			4F0000H- 4FFFFFH	278000H- 27FFFFH	32Kword 79			700000H- 70FFFFH	380000H- 387FFFH-	32Kword 112	
A0000H-	50000H-			2C0000H-					4E0000H-	270000H-				6F0000H-	378000H-		
AFFFFH	57FFFH 48000H-	32Kword 10		2CFFFFH 2B0000H-	167FFFH 158000H-	32Kword 44		_	4EFFFFH 4D0000H-	277FFFH 268000H-	32Kword 78			6FFFFFH 6E0000H-	37FFFFH 370000H-	32Kword 111	
90000H- 9FFFFH	4FFFFH	32Kword 9				32Kword 43		₩	4DFFFFH	26FFFFH	32Kword 77			6EFFFFH	377FFFH-	32Kword 110	
80000H-	40000H-	221/		2A0000H-	150000H-	201/11024 40		롲	4C0000H-	260000H-	2216			6D0000H-	368000H-	221/	
8FFFFH 70000H-	47FFFH 38000H-	32Kword 8		2AFFFFH 290000H-	157FFFH 148000H-	32Kword 42		BANK(IV)	4CFFFFH 4B0000H-	267FFFH 258000H-	32Kword 76			6C0000H-	36FFFFH 360000H-	32Kword 109	
7FFFFH	3FFFFH	32Kword 7		29FFFFH	14FFFFH	32Kword 41		5	4BFFFFH	25FFFFH	32Kword 75			6CFFFFH	367FFFH-	32Kword 108	
60000H-	30000H-	22Kword 6		280000H-	140000H-	22Kword 40			4A0000H-	250000H-	22Kward 74			6B0000H-	358000H-	22Kward 107	ĮΨ
6FFFFH 50000H-	37FFFH 28000H-	32Kword 6		28FFFFH 270000H-	147FFFH 138000H-	32Kword 40			4AFFFFH 490000H-	257FFFH 248000H-	32Kword 74	.		6BFFFFH 6A0000H-	35FFFFH 350000H-	32Kword 107	12
5FFFFH	2FFFFH	32Kword 5		27FFFFH	13FFFFH	32Kword 39			49FFFFH	24FFFFH	32Kword 73			6AFFFFH	357FFFH-	32Kword 106	BANK(III)
40000H-	20000H-	32Kword 4		260000H-	130000H-	32Kword 38			480000H-	240000H-	32Kword 72			690000H-	348000H-	32Kword 105	∣≣
4FFFFH 30000H-	27FFFH 18000H-	32KWOIU 4		26FFFFH 250000H-	137FFFH 128000H-	32KW0IU 38			48FFFFH 470000H-	247FFFH 238000H-	32KWOIU 72			69FFFFH 680000H-	34FFFFH 340000H-	52KW0IU 105	
3FFFFH	1FFFFH	32Kword 3		25FFFFH	12FFFFH	32Kword 37			47FFFFH	23FFFFH	32Kword 71			68FFFFH	347FFFH-	32Kword 104	
20000H-	10000H-	32Kword 2		240000H-	120000H-	32Kword 36			460000H-	230000H-	32Kword 70			670000H-	338000H-	32Kword 103	
2FFFFH 10000H-	17FFFH 08000H-	JZKWUIU Z		24FFFFH 230000H-	127FFFH 118000H-	32KW0IU 36			46FFFH 450000H-	237FFFH 228000H-	JZKWOIU /U			67FFFH 660000H-	33FFFFH 330000H-	52KW0IU 103	
1FFFFH	0FFFFH	32Kword 1		23FFFFH	11FFFFH	32Kword 35			45FFFFH	22FFFFH	32Kword 69			66FFFFH		32Kword 102	
00000H- 0FFFFH	00000H- 07FFFH	32Kword 0		220000H- 22FFFFH	110000H- 117FFFH	32Kword 34			440000H- 44FFFFH	220000H- 227FFFH	32Kword 68					_	
A21-A-1	A21-A0	22514.0	_	A21-A-1	A21-A0	-2514 54		1	A21-A-1	A21-A0	22010 00	ļ I		A21-A-1	A21-A0		
(Byte	(Word			(Byte	(Word				(Byte	(Word				(Byte	(Word		
Mode)	Mode)			Mode)	Mode)				Mode)	Mode)				Mode)	Mode)		

Preliminary Notice: This is not a final specification.

Notice: This is not a final specification. Some parametric limits are subject to change.

M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Bus Operation

BYTE#=VIH

Mode	Pins	CE#	OE#	WE#	RP#	DQ0-15
	Array	VIL	VIL	VIH	VIH	Data Output
Read	Status Register	VIL	VIL	VIH	VIH	Status Register Data
Neau	Identifier Code	VIL	VIL	VIH	VIH	Identifier Code
	Page	VIL	VIL	VIH	VIH	Data Output
Output [Disable	VIL	VIH	VIH	VIH	High-Z
	Program	VIL	VIH	VIL	VIH	Command/Data in
Write	Erase	VIL	VIH	VIL	VIH	Command
	Others	VIL	VIH	VIL	VIH	Command
Stand by	/	VIH	X ¹⁾	X ¹⁾	VIH	High-Z
Deep Power Down		X ¹⁾	X ¹⁾	X ¹⁾	VIL	High-Z

BYTE#=VIL

Mode	Pins	CE#	OE#	WE#	RP#	DQ0-7
	Array	VIL	VIL	VIH	VIH	Data Output
Read	Status Register	VIL	VIL	VIH	VIH	Status Register Data
Neau	Identifier Code	VIL	VIL	VIH	VIH	Identifier Code
	Page	VIL	VIL	VIH	VIH	Data Output
Output D	Disable	VIL	VIH	VIH	VIH	High-Z
	Program	VIL	VIH	VIL	VIH	Command/Data in
Write	Erase	VIL	VIH	VIL	VIH	Command
	Others	VIL	VIH	VIL	VIH	Command
Stand by	/	VIH	X ¹⁾	X ¹⁾	VIH	High-Z
Deep Power Down		X ¹⁾	X ¹⁾	X ¹⁾	VIL	High-Z

1) X can be VIH or VIL for control pins.

M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Software Command Definition Command List (WP# =VIH or VIL)

	•									
		1st B	us Cycle		2nd	Bus (Cycle		3rd-5th	Bus Cycles
Command	Mode	Address	Data 1)	Mode	Addres	s	Data	Mode	Address	Data
	Wiode	Address	(DQ0-15)	Wiode	A21-A18	A0	(DQ0-15)	Wiode	Address	(DQ0-15)
Read Array	Write	Х	FFH							
Page Read	Write	Х	F3H	Read	SA ⁵⁾		RD0 ⁵⁾	Read	SA+i ⁶⁾	RDi ⁶⁾
Device Identifier	Write	Bank ²⁾	90H	Read	Bank ²⁾	IA ³⁾	ID ³⁾			
Read Status Register	Write	Bank ²⁾	70H	Read	Bank ²⁾		SRD ⁴⁾			
Clear Status Register	Write	X	50H							
Suspend	Write	Bank ²⁾	B0H							
Resume	Write	Bank ²⁾	D0H							

- 1) In the case of Word mode(BYTE#=VIH), upper byte data (DQ15-DQ8) is ignored.
- 2) IA=ID code address: A0=VIL (Manufacturer's code): A0=VIH (Device code), ID=ID code
- 3) Bank=Bank address (Bank(I)-Bank(IV): A21-18)
- 4) SRD=Status Register Data
- 5) SA=A21-A2:1st Page Address, A1,A0:voluntary address / RD0=1st Page read data
- 6) SA+i: Page address(is equal to 1st Page Address of A21-A2), A1,A0: voluntary address / RDi: 2nd Page read data

Command List (WP# =VIH)

Command		1st B	us Cycle		2nd Rus Cycle				ycles (Word mode) Cycles (Byte mode)
Command	Mode	Address	Data ¹⁾ (DQ0-15),(DQ0-7)	Mode	Address	Data ¹⁾ (DQ0-15),(DQ0-7)	Mode	Address	Data ¹⁾ (DQ0-15),(DQ0-7)
Word/Byte Program	Write	Bank ²⁾	40H	Write	WA ³⁾	WD ³⁾			
Page Program	Write	Bank ²⁾	41H	Write	WA0 ⁴⁾	WD0 ⁴⁾	Write	WAn ⁴⁾	WDn ⁴⁾
Page Buffer to Flash	Write	Bank ²⁾	0EH	Write	WA ⁵⁾	D0H ¹⁾			
Block Erase/Confirm	Write	Bank ²⁾	20H	Write	BA ⁶⁾	D0H ¹⁾			
Erase All Unlocked Blocks	Write	Х	A7H	Write	Х	D0H ¹⁾			
Clear Page Buffer	Write	Х	55H	Write	Х	D0H ¹⁾			
Single Data Load to Page Buffer	Write	Х	74H	Write	WA ³⁾	WD ³⁾			
Flash to Page Buffer	Write	Bank ²⁾	F1H	Write	RA ⁷⁾	D0H ¹⁾			

- 1) In the case of Word mode(BYTE#=VIH), Upper byte data (DQ15-DQ8) is ignored.
- 2) Bank=Bank address (Bank(I)-Bank(IV): A21-A18)
- 3) WA=Write Address, WD=Write Data
- 4) WA0, WAn=Write Address, WD0, WDn=Write Data.

Word mode (BYTE#=VIH): Write address and write data must be provided sequentially from 00H to 7FH for A6-A0. Page size is 128 words (128-word x 16-bit), and also A21-A7 (block address, page address) must be valid.

Byte mode (BYTE#=VIL): Write address and write data must be provided sequentially from 00H to FFH for A6-A-1. Page size is 256 Bytes (256-byte x 8-bit), and also A21-A7 (block address, page address) must be valid.

- 5) WA=Write Address: A21-A7 (block address, page address) must be valid.
- 6) BA=Block Address: A21-A12[Bank(I)], A21-A15 [Bank(II), Bank(III), Bank(IV)] must be valid.
- 7) RA=Read Address: A21-A7 (block address, page address) must be valid.



Notice: This is not a final specification. Some parametric limits are subject to change.

M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Software Command Definition Command List (WP# =VIL)

Software lock release operation needs following consecutive 7bus cycles. Moreover, additional 127(255) bus cycles are needed for page program operation.

Setup Command for		1st B	us Cycle		2nd Bu	s Cycle	3rd Bus Cycle			
Software Lock Release	Mode	Address		Mode	Address	Data ¹⁾	Mode	Address		
			(DQ0-15/DQ0-7)			(DQ0-15/DQ0-7)			(DQ0-15/DQ0-7)	
Word/Byte Program	Write	Bank	60H	Write	Bank	Block ⁶⁾	Write	Bank	ACH	
Page Program	Write	Bank	60H	Write	Bank	Block ⁶⁾	Write	Bank	ACH	
Page Buffer to Flash	Write	Bank	60H	Write	Bank	Block ⁶⁾	Write	Bank	ACH	
Block Erase/Confirm	Write	Bank	60H	Write	Bank	Block ⁶⁾	Write	Bank	ACH	
Clear Page Buffer	Write	Bank	60H	Write	Bank	Block ⁶⁾	Write	Bank	ACH	
Single Data Load to Page Buffer	Write	Bank	60H	Write	Bank	Block ⁶⁾	Write	Bank	ACH	
Flash to Page Buffer	Write	Bank	60H	Write	Bank	Block ⁶⁾	Write	Bank	ACH	

Catura Carrana addan		4th B	us Cycle		5th Bu	s Cycle
Setup Command for Software Lock Release	Mode	Address	Data 1)	Mode	Address	Data 1)
Software Lock Release	Mode	Address	(DQ0-15/DQ0-7)	Wiode	Address	(DQ0-15/DQ0-7)
Word/Byte Program	Write	Bank	Block# ⁶⁾	Write	Bank	7BH
Page Program	Write	Bank	Block# ⁶⁾	Write	Bank	7BH
Page Buffer to Flash	Write	Bank	Block# ⁶⁾	Write	Bank	7BH
Block Erase/Confirm	Write	Bank	Block#6)	Write	Bank	7BH
Clear Page Buffer	Write	Bank	Block# ⁶⁾	Write	Bank	7BH
Single Data Load to Page Buffer	Write	Bank	Block# ⁶⁾	Write	Bank	7BH
Flash to Page Buffer	Write	Bank	Block# ⁶⁾	Write	Bank	7BH

Setup Command for		6th B	us Cycle		7th Bu	s Cycle	8th-134th Bus Cycles(Word mode) 8th-262th Bus Cycles(Byte mode)			
Program or Erase Operations	Mode	Address	Data ¹⁾ (DQ0-15/DQ0-7)	Mode	Address	Data (DQ0-15/DQ0-7)	Mode	Address	Data (DQ0-15/DQ0-7)	
Word/Byte Program	Write	Bank	40H	Write	WA ²⁾	WD ²⁾				
Page Program	Write	Bank	41H	Write	WA0 ³⁾	WD0 ³⁾	Write	WAn ³⁾	WDn ³⁾	
Page Buffer to Flash	Write	Bank	0EH	Write	WA ⁴⁾	D0H ¹⁾				
Block Erase/Confirm	Write	Bank	20H	Write	BA ⁵⁾	D0H ¹⁾				
Clear Page Buffer	Write	Х	55H	Write	Х	D0H ¹⁾				
Single Data Load to Page Buffer	Write	Х	74H	Write	WA ²⁾	WD ²⁾				
Flash to Page Buffer	Write	Bank	F1H	Write	RA ⁷⁾	D0H ¹⁾				

- 1) In the case of word mode(BYTE#=VIH) upper byte data (DQ15-DQ8) is ignored.
- 2) WA=Write Address, WD=Write Data
- 3) WA0, WAn=Write Address, WD0, WDn=Write Data. Write address and write data must be provided sequentially from 00H to 7FH for A6-A0(word mode) and from 00H to FFH for A6-A-1(byte mode), respectively. Page size is 128 words (128-word x 16-bit/ word mode) or Page size is 256 bytes (256-word x 8-bit/ byte mode), and also A21-A7 (block address, page address) must be valid.
- 4) WA=Write Address: A21-A7 (block address, page address) must be valid.
- 5) BA=Block Address: A21-A12[Bank(I)], A21-A15 [Bank(II), Bank(III), Bank(IV)]
- 6) Block=Block Address: A21-A15, Block#=A21#-A15# must be valid.

Address	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
Block	fixed 0	A21	A20	A19	A18	A17	A16	A15
Block#	fixed 0	A21#	A20#	A19#	A18#	A17#	A16#	A15#

7) RA=Read Address: A21-A7 (block address, page address) must be valid.

Notice: This is not a final specification.

Some parametric limits are subject to change.

M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Block Locking

RP#	WP#		Bank(I)	Bank(II)	Bank(III)	Bank(IV)	Notes
		Boot	Parameter/Main	Main	Main	Main	
VIL	Х	Locked	Locked	Locked	Locked	Locked	Deep Power Down Mode
VIH	VIL	Locked	Locked	Locked	Locked	Locked	All Blocks Locked(Valid to operate Software Lock Release)
	VIH	Unlocked	Unlocked	Unlocked	Unlocked	Unlocked	All Blocks Unlocked

WP# pin must not be switched during performing Read / Write operations or WSM busy (WSMS=0).

Status Register

Symbol	Status	Definition		
(I/O Pin)		"1"	"O"	
S.R. 7 (DQ7)	Write State Machine Status	Ready	Busy	
S.R. 6 (DQ6)	Suspend Status	Suspended	Operation in Progress/Completed	
S.R. 5 (DQ5)	Erase Status	Error	Successful	
S.R. 4 (DQ4)	Program Status	Error	Successful	
S.R. 3 (DQ3)	Block Status after Erase	Error	Successful	
S.R. 2 (DQ2)	Reserved	- 1	-	
S.R. 1 (DQ1)	Reserved	-	-	
S.R. 0 (DQ0)	Reserved	-	-	

Notice: This is not a final specification. Some parametric limits are subject to change.

M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Device ID Code

Pins	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Hex. Data
Manufacturer Code	VIL	"0"	"0"	"0"	"1"	"1"	"1"	"0"	"0"	1CH
Device Code (Top Boot)	VIH	"1"	"0"	"1"	"1"	"1"	"0"	"0"	"0"	B8H
Device Code (Bottom Boot)	VIH	"1"	"0"	"1"	"1"	"1"	"0"	"0"	"1"	В9Н

In the case of word mode, The output of upper byte data (DQ15-DQ8) is "0H".

Absolute Maximum Ratings

Symbol	Parameter	Conditions	Min.	Max.	Units
VCC	VCC Voltage	With Respect to GND	-0.2	4.6	V
VI1	All Input or Output Voltage1)	Willi Kespect to GND	-0.6	4.6	V
Ta	Ambient Temperature		-40	85	°C
Tbs	Temperature under Bias		-50	95	°C
Tstg	Storage Temperature		-65	125	°C
lout	Output Short Circuit Current			100	mA

¹⁾Minimum DC voltage is -0.5V on input / output pins. During transitions, the level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input / output pins is VCC+0.5V which, during transitions, may overshoot to VCC+1.5V for periods <20ns.

DC electrical characteristics

(Ta= -40 ~85 °C and Flash VCC=3.0V~3.6V, unless otherwise noted)

Symbol	Parameter	Test Conditions			Limits		Units
Cymbol	1 arameter			Min.	Typ.1)	Max.	Office
ILI	Input Leakage Current	0V <u><</u> VIN <u><</u> VCC		-1.0		+1.0	μA
ILO	Output Leakage Current	0V <u><</u> VOUT <u><</u> VCC		-10		+10	μA
ISB2	VCC Stand by Current	VCC= 3.6V, VIN= GND/VCC, CE#= RP ±0.3V	#= VCC		0.1	6	μA
ISB3		VCC= 3.6V, VIN= VIL/VIH, RP#= VIL			5	25	μA
ISB4	VCC Deep Power Down Current	VCC= 3.6V, VIN= GND or VCC, RP#= 0 0.3V	GND±		0.1	6	μA
ICC1	VCC Read Current for Word / byte	Read Current for Word / byte			20	30	mA
1001	Nead Garrent for Word / Byte				4	8	mA
ICC1P	VCC Page Read Current	Vcc = 3.6V, VIN = VIL/VIH, RP# = OE# = VIH, CE# =VIL, lout = 0mA	5MHz		5	10	mA
ICC2	VCC Write Current for Word / byte	Vcc = 3.6V, VIN = VIL/VIH, RP# = OE# = VIH, CE# = WE# = VIL				15	mA
ICC3	VCC Program Current	VCC = 3.6V, VIN = VIL/VIH, CE#= RP#	= VIH			35	mA
ICC4	VCC Erase Current	VCC = 3.6V, VIN = VIL/VIH, CE#= RP#	= VIH			35	mA
ICC5	VCC Suspend Current	VCC = 3.6V, VIN = VIL/VIH, CE#= RP# = VIH				200	μA
VIL	Input Low Voltage			-0.5		0.4	V
VIH	Input High Voltage			2.4		VCC+0.5	V
VOL	Output Low Voltage	IOL = 4.0mA				0.45	V
VOH1	Output High Voltage	IOH = -2.0mA		0.85xVCC			V
VOH2		IOH = -100uA		VCC-0.4			V
VLKO	Low VCC Lock Out Voltage2)			1.5		2.2	V

All currents are in RMS unless otherwise noted.

²⁾ To protect against initiation of write cycle during Flash VCC power up / down, a write cycle is locked out for Flash VCC less than VLKO. If Flash VCC is less than VLKO, Write State Machine is reset to read mode. When the Write State Machine is in Busy state, if Flash VCC is less than VLKO, the alteration of memory contents may occur.



¹⁾ Typical values at Flash VCC=3.3V, Ta=25 °C.

Notice: This is not a final specification.

Some parametric limits are subject to change.

M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

AC electrical characteristics

(Ta=-40 ~85 °C and Flash VCC=3.0V~3.6V, unless otherwise noted)

Read Only Mode

Symbol		Parameter	Fla	Limits Flash VCC=3.0-3.6V			
		T arameter	Min.	Тур.	Max.	Units	
tRC	tAVAV	Read Cycle Time	70			ns	
ta(AD)	tAVQV	Address Access Time			70	ns	
ta(CE)	tELQV	Chip Enable Access Time			70	ns	
ta(OE)	tGLQV	Output Enable Access Time			30	ns	
ta(PAD)	tPAVQV	Page Read Access Time			25	ns	
tCEPH		CE# "H"Pulse width	30			ns	
tCLZ	tELQX	Chip Enable to Output in Low-Z	0			ns	
tDF(CE)	tEHQZ	Chip Enable High to Output in High-Z			25	ns	
tOLZ	tGLQX	Output Enable to Output in Low-Z	0			ns	
tDF(OE)	tGHQZ	Output Enable to High to Output in High-Z			25	ns	
tPHZ	tPLQZ	RP# Low to Output High-Z			150	ns	
ta(BYTE)	tFL/HQV	BYTE# access time			70	ns	
tBHZ	tFLQZ	BYTE# low to output high-Z			25	ns	
tOH	tOH	Output Hold from CE#, OE# and Address	0			ns	
tBCD	tELFL/H	CE# low to BYTE# high or low			5	ns	
tBAD	tAVFL/H	Address to BYTE# high or low			5	ns	
tOEH	tWHGL	OE# Hold from WE# High	10			ns	
tPS	tPHEL	RP# Recovery to CE# Low	150			ns	

⁻Timing measurements are made under AC waveforms for read operations.

Notice: This is not a final specification. Some parametric limits are subject to change.

M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

AC electrical characteristics (Ta=-40 ~85 °C and Flash VCC=3.0V~3.6V, unless otherwise noted)

Read / Write Mode (WE# control)

				Limits			
	Symbol	Parameter	Flas	Flash VCC=3.0-3.6V			
			Min.	Тур.	Max.]	
tWC	tAVAV	Write Cycle Time	70			ns	
tAS	tAVWH	Address Setup Time	35			ns	
tAH	tWHAX	Address Hold Time	0			ns	
tDS	tDVWH	Data Setup Time	35			ns	
tDH	tWHDX	Data Hold Time	0			ns	
tOEH	tWHGL	OE# Hold from WE# High	10			ns	
tCS	tELWL	Chip Enable Setup Time	0			ns	
tCH	tWHEH	Chip Enable Hold Time	0			ns	
tWP	tWLWH	Write Pulse Width	35			ns	
tWPH	tWHWL	Write Pulse Width High	30			ns	
tBS	tFL/HWH	Byte enable high or low set-up time	50			ns	
tBH	tWFL/H	Byte enable high or low hold time	70			ns	
tGHWL	tGHWL	OE# Hold to WE# Low	0			ns	
tBLS	tPHHWH	Block Lock Setup to Write Enable High	70			ns	
tBLH	tQVPH	Block Lock Hold from Valid SRD	0			ns	
tDAP	tWHRH1	Duration of Auto Program Operation(Byte Mode)		30	300	μs	
tDAP	tWHRH1	Duration of Auto Program Operation(Word Mode)		30	300	μs	
tDAP	tWHRH1	Duration of Auto Program Operation(Page Mode)		4	80	ms	
tDAE	tWHRH2	Duration of Auto Block Erase Operation		150	600	ms	
tWHRL	tWHRL	Delay Time During Internal Operation			70	ns	
tPS	tPHWL	RP# Recovery to WE# Low	150			ns	

⁻Read timing parameters during command write operations mode are the same as during read only operation mode.

Read / Write Mode (CE# control)

				Limits		
	Symbol	Parameter	Fla	Flash VCC=3.0-3.6V		
			Min.	Тур.	Max.	
tWC	tAVAV	Write Cycle Time	70			ns
tAS	tAVEH	Address Setup Time	35			ns
tAH	tEHAX	Address Hold Time	0			ns
tDS	tDVEH	Data Setup Time	35			ns
tDH	tEHDX	Data Hold Time	0			ns
tOEH	tEHGL	OE# Hold from CE# High	10			ns
tWS	tWLEL	Write Enable Setup Time	0			ns
tWH	tEHWH	Write Enable Hold Time	0			ns
tCEP	tELEH	CE# Pulse Width	35			ns
tCEPH	tEHEL	CE#"H" Pulse Width	30			ns
tBS	tFL/HEH	Byte enable high or low set-up time	50			ns
tBH	tEHFL/H	Byte enable high or low hold time	70			ns
tGHEL	tGHEL	OE# Hold to CE# Low	0			ns
tBLS	tPHHEH	Block Lock Setup to Chip Enable High	70			ns
tBLH	tQVPH	Block Lock Hold from Valid SRD	0			ns
tDAP	tEHRH1	Duration of Auto Program Operation(Byte Mode)		30	300	μs
tDAP	tEHRH1	Duration of Auto Program Operation(Word Mode)		30	300	μs
tDAP	tEHRH1	Duration of Auto Program Operation(Page Mode)	_	4	80	ms
tDAE	tEHRH2	Duration of Auto Block Erase Operation		150	600	ms
tEHRL	tEHRL	Delay Time During Internal Operation			70	ns
tPS	tPHEL	RP# Recovery to CE# Low	150			ns

⁻Timing measurements are made under AC waveforms for read operations.

⁻Typical values at Flash VCC=3.3V and Ta=25 $^{\circ}\text{C}.$



⁻Typical values at Flash VCC=3.3V and Ta=25 °C.

Notice: This is not a final specification. Some parametric limits are subject to change.

M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Program / Erase Time

Parameter	Min.	Тур.	Max.	Units
Block Erase Time		150	600	ms
Main Block Write Time (Byte Mode)		2	8	sec
Main Block Write Time (Word Mode)		1	4	sec
Page Write Time		4	80	ms
Flash to Page Buffer Time		100	150	μs

Program Suspend / Erase Suspend Time

Parameter	Min.	Тур.	Max.	Unit
Program Susupend Time			15	μs
Erase Susupend Time			15	μs

Flash VCC Power Up / Down Timing


symbol	Parameter	Min.	Тур.	Max.	Unit
tVCS	RP#=VIH Setup Time from Flash VCC min.	2			μs
tVHEL	CE#=VIL Setup Time from Flash VCC min.	60			μs

During power up / down, by the noise pulses on control pins, the device has possibility of accidental erase of programming. The device must be protected against initiation of write cycle for memory contents during power up / down. The delay time of min. 60 µsec is always required before read operation or write operation is initiated from the time Flash VCC reaches Flash VCC min. during power up /down. By holding RP#=VIL, the contents of memory is protected during Flash VCC power up / down. During power up, RP# must be held VIL for min. 2µs from the time Flash VCC reaches Flash VCC min.. During power down, RP# must be held VIL until Flash VCC reaches GND. RP# doesn't have latch mode, therefore RP# must be held VIH during read operation or erase / program operation.

M5M29KB/T641ATP


67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Flash VCC Power up / down Timing



AC Waveforms for Read Operation and Test Conditions

Test Conditions for AC Characteristics




- After inputting Read Array Command FFH, it is necessary to make CE# "H" pulse more than 30ns (tCEPH).

And after inputting Read Array Command FFH, it is also necessary to keep 30ns to recover before starting read after WE# rises "H" in case of changing a part or all of addresses (A21~A0/A21~A-1) and CE#="L".

M5M29KB/T641ATP


67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

AC waveforms for Page Read Operation



- After inputting Page Read Command F3H, it is necessary to make CE# "H" pulse more than 30ns (tCEPH). And after inputting Page Read Command F3H, it is also necessary to keep 30ns to recover before starting read after WE# rises "H" in case of changing address(es) and CE#="L".
- Once Page Read mode is valid, the mode is kept until RP# is set to VIL or the chip is powered off.

Word/Byte AC Waveforms for Read Operation




When BYTE# = VIH, CE# = OE# = VIL, D15/A-1 is output status. At this time, input signal must not be applied.


M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

AC Waveforms for Word / Byte Program Operation (WE# Control)



AC Waveforms for Word / Byte Program Operation (CE# Control)




Notice: This is not a final specification. Some parametric limits are subject to change.


M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

AC Waveforms for Page Program Operation (WE# Control)




AC Waveforms for Page Program Operation (CE# Control)




M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

AC Waveforms for Erase Operation (WE# Control)




AC Waveforms for Erase Operation (CE# Control)




M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

AC Waveforms for Word / Byte Program Operation with BGO (WE# Control)




AC Waveforms for Word / Byte Program Operation with BGO (CE# Control)




M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

AC Waveforms for Page Program Operation with BGO (WE# Control)




AC Waveforms for Page Program Operation with BGO (CE# Control)




M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

AC Waveforms for Erase Operation with BGO (WE# Control)




AC Waveforms for Erase Operation with BGO (CE# Control)




M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

AC Waveforms for Suspend Operation (WE# Control)




AC Waveforms for Suspend Operation (CE# Control)




M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

AC Waveforms for Device ID Read Operation with BBR(Back Bank Read)



AC Waveforms for Status Register Read Operation with BBR(Back Bank Read)




Notice: This is not a final specification. Some parametric limits are subject to change.


M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY


Word / Byte Program Flow Chart




Block Erase Flow Chart



Page Program Flow Chart



Status Register Check Flow Chart




Notice: This is not a final specification. Some parametric limits are subject to change.


M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY


Single Data Load to Page Buffer Flow Chart




Page Buffer to Flash Flow Chart



Suspend / Resume Flow Chart




Clear Page Buffer Flow Chart



M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Operation Status (WP#=VIH)



- 1) In case of Page Read, F3H is used instead of FFH in Operation Status (WP#=VIH).
- 2) Once Page Read mode is set, Page Read mode is kept until power off or RP# is set to VIL.
- 3) After setting up Clear Page Buffer, D0H enables to clear Page Buffer.
- 4) To access any bank during Erase All Unlocked Block results Status Register Read.
 Although Read Status Register Command and Read Array Command can be issued under Suspend State, output data make no sense.




Notice: This is not a final specification. Some parametric limits are subject to change.

M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Operation Status (WP#=VIL)



- 1) In case of Page Read, F3H is used instead of FFH in Operation Status (WP#=VIL).
- 2) Once Page Read mode is set, Page Read mode is kept until power off or RP# is set to VIL.
- 3) BA, BA#: Block Address, Block Address# (Shown in Command List(WP#=VIL) in detail).
- 4) After setting up Clear Page Buffer, D0H enables to clear Page Buffer.




Notice: This is not a final specification. Some parametric limits are subject to change.

M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT)
CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Package Dimension

52PTG-A



Notice: This is not a final specification. Some parametric limits are subject to change.

M5M29KB/T641ATP

67,108,864-BIT (8,388,608-WORD BY 8-BIT /4,194,304-WORD BY 16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

Renesas Technology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!

Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.

 Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application
- examples contained in these materials.

 All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by
- Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation

- on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology
- Corporation or an authorized Renessas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

 The prior written approved of Renessas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.

 If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved

- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Renesas Technology Corporation for further details on these materials or the products contained therein

